Terms and Conditions

Cortina Systems, Inc. (“Cortina”) and Cisco Systems, Inc. (“Cisco”) (collectively, Cortina and Cisco, “We” or “Our”) desire to encourage widespread adoption and use of the Interlaken Protocol Definition set forth in the following pages (the “Specification”). Accordingly, Cortina and Cisco are willing to grant you a license to use the Specification, at no charge, subject to your agreement and compliance with the following terms and conditions. PLEASE READ THESE TERMS AND CONDITIONS CAREFULLY.

Cortina and Cisco grant you a non-exclusive, royalty-free, worldwide, perpetual license to create modifications, adaptations, translations and derivative works based on the Specification (collectively, “Modifications”), to develop products and systems implementing the Specification or implementing such Modifications, to make, use and sell all such products and systems, and to make copies of the Specification as necessary to exercise the foregoing rights. Cortina and Cisco reserve all rights not expressly granted above. For sake of clarity, no right is granted to disclose or distribute copies of this Specification to any third party. You may not disclose or distribute the Specification, unless you receive the express prior written consent of either Cortina or Cisco.

You agree to include a copyright notice on all complete and partial copies of the Specification as follows: “Copyright © 2006 Cortina Systems, Inc. and Cisco Systems, Inc.” In the event that you create Modifications of the Specification, you agree to include a notice identifying which portions of the Specifications have been modified or added by you.

In the event that you claim any intellectual property rights that are embodied in, or practiced by, any portion of the Specification (your “Related Rights”), you must agree not to enforce those intellectual property rights against Cortina, Cisco, or any licensee of the Specification, or else we are unwilling to grant you the license stated above. You hereby grant to Cortina, Cisco and all licensees of the Specification an unlimited, non-exclusive, royalty-free, worldwide, perpetual license under all of your Related Rights.

YOU ACKNOWLEDGE THAT THE SPECIFICATION IS LICENSED TO YOU ON AN “AS IS” BASIS, WITHOUT WARRANTY OF ANY KIND. FOR SAKE OF CLARITY, CORTINA AND CISCO DISCLAIM ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THE SPECIFICATION, INCLUDING WITHOUT LIMITATION, ANY AND ALL WARRANTIES OF MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSES, TITLE AND NONINFRINGEMENT.

IN NO EVENT WILL CORTINA OR CISCO BE LIABLE TO YOU OR TO ANY THIRD PARTY FOR ANY INDIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES IN CONNECTION WITH THE SPECIFICATION, AND IN NO EVENT WILL THE CUMULATIVE LIABILITY OF EACH OF CORTINA AND CISCO FOR ANY AND ALL CLAIMS IN CONNECTION WITH THE SPECIFICATION EXCEED, IN AGGREGATE, ONE HUNDRED DOLLARS (U.S. $100.00). YOU AGREE THAT THIS PARAGRAPH IS AN ESSENTIAL BASIS OF THE RIGHTS GRANTED TO YOU ABOVE, AND THAT WE ARE UNWILLING TO GRANT YOU A LICENSE IF YOU DO NOT AGREE TO THIS PROVISION.

By using the Specification in any manner, you are agreeing to these terms and conditions. If you do not agree to these terms and conditions, We do not grant you a license and you have no right to use the Specification, in which event your use of this Specification would be in violation of Cortina’s and Cisco’s intellectual property rights.
# Contents

1.0 Revision History ................................................................................................................. 6
   1.1 Clarifications to Revision 1.1 .............................................................................................. 6
   1.2 Changes to Revision 1.0 ..................................................................................................... 6
2.0 Definitions and Key Variables ................................................................................................ 8
3.0 Introduction ............................................................................................................................ 9
4.0 Applications .......................................................................................................................... 10
5.0 Interlaken Protocol ............................................................................................................. 11
   5.1 Fundamentals ................................................................................................................... 11
   5.2 Basic Concepts ............................................................................................................... 11
   5.3 Protocol Layer .................................................................................................................. 12
      5.3.1 Transmission Format ............................................................................................. 12
      5.3.2 Burst Structure ....................................................................................................... 13
         5.3.2.1 Data Transmission Procedure ....................................................................... 13
         5.3.2.1.1 Optional Scheduling Enhancement ......................................................... 14
      5.3.2.2 Control Word Format ....................................................................................... 15
   5.3.3 State Diagrams ............................................................................................................. 18
   5.3.4 Flow Control ............................................................................................................... 22
      5.3.4.1 Protocol .............................................................................................................. 22
      5.3.4.2 Out-of-Band Flow Control .............................................................................. 23
         5.3.4.2.1 Out-of-Band Flow Control Interface Timing ................................................. 24
      5.3.4.3 In-Band Flow Control ....................................................................................... 24
      5.3.4.4 Full-Packet Mode Flow Control ...................................................................... 25
      5.3.4.5 Flow Control Extension ..................................................................................... 25
   5.4 Framing Layer ................................................................................................................... 26
      5.4.1 Overview ................................................................................................................... 26
      5.4.2 64B/67B Encoding ................................................................................................. 26
      5.4.3 Meta Frame .............................................................................................................. 29
      5.4.4 Synchronous Scrambler ......................................................................................... 30
      5.4.5 Lane Alignment ....................................................................................................... 32
      5.4.6 Lane Diagnostics .................................................................................................... 33
      5.4.7 Clock Compensation .............................................................................................. 33
      5.4.8 Overhead ................................................................................................................ 35
      5.4.9 Skew Budget .......................................................................................................... 36
      5.4.10 Rate Matching ...................................................................................................... 36
      5.4.11 Error Conditions .................................................................................................... 38
         5.4.11.1 The Receive SerDes Loses Lock ................................................................. 38
         5.4.11.2 The Receive Logic Loses Word Boundary Sync .......................................... 39
         5.4.11.3 Bad Scrambler State ..................................................................................... 39
         5.4.11.4 Lane Alignment Fails .................................................................................... 39
         5.4.11.5 Burst CRC24 Errors ...................................................................................... 39
         5.4.11.6 Flow Control Errors ...................................................................................... 39
         5.4.11.7 Unknown Control Word Types .................................................................. 40
         5.4.11.8 Bad 64B/67B Codewords ............................................................................ 40
         5.4.11.9 Diagnostic CRC32 Errors ........................................................................... 40
      5.4.12 Lane Resiliency ....................................................................................................... 40
   5.5 Electrical Specifications ..................................................................................................... 40
   5.6 Recommended Statistics ................................................................................................. 40
   5.7 Test Patterns .................................................................................................................... 41
5.8 Latency Considerations ................................................................. 43
5.9 Performance .................................................................................. 44

6.0 Bibliography .................................................................................. 45
A Status Messaging .............................................................................. 46
B CRC and Scrambler Calculation Details ........................................... 48
C Interoperability Checklist ................................................................. 51

Figures
1 XAUI Versus SPI4.2 Interfaces .......................................................... 9
2 Framer/MAC to NPU/L2 or L3 Switch ............................................... 10
3 Framer/MAC to NPU/L2 or L3 Switch ............................................... 10
4 Lane Striping Example ................................................................. 12
5 Word Formats ................................................................................. 13
6 BurstShort Guarantee Illustration .................................................. 14
7 Control Word Format ................................................................. 16
8 Receive Per-Lane State ............................................................... 19
9 Receive Interface State ............................................................... 20
10 Transmit Interface State ............................................................. 21
11 Out-of-Band Logical Timing Diagram ........................................ 23
12 Out-of-Band Flow Control Timing Diagram ................................ 24
13 64B/67B Word Boundary Lock .................................................. 28
14 Meta Frame Structure (Per Lane) ............................................... 29
15 Synchronization and Scrambler State Words ................................ 30
16 Scrambler Synchronization State Diagram .................................. 31
17 Interlaken Lane Alignment Segmentation (4-Lane Example) .......... 32
18 Diagnostic Word ......................................................................... 33
19 CRC32 Calculation Illustration .................................................. 33
20 Clock Compensation Procedure ................................................. 34
21 Skip Word Format ...................................................................... 35
22 Rate Matching Scenarios .......................................................... 37
23 Device Reference ....................................................................... 38
24 Test Pattern Architecture .......................................................... 42
25 Latency Illustration .................................................................... 43
26 Status Message Format .............................................................. 46
27 Out-of-Band Status Message .................................................... 47
**Tables**

1. Idle/Burst Control Word Format ................................................................. 17
2. Out-of-Band Flow Control Interface Timing ................................................ 24
3. Overview of Framing Layer ........................................................................... 26
4. Inversion Bit 66 ............................................................................................. 27
5. Sync Bits Encoding ....................................................................................... 27
6. Meta Frame Control Word Block Types ....................................................... 29
7. Skew Budget .................................................................................................. 36
8. Rate Matching Parameters ............................................................................ 38
9. Statistics ......................................................................................................... 40
10. PRBS Polynomials ......................................................................................... 41
11. Latency Parameters ...................................................................................... 43
12. Efficiency Analysis ....................................................................................... 44
13. Interoperability Checklist ............................................................................ 51
1.0  Revision History

1.1  Clarifications to Revision 1.1

Since the release of revision 1.1 a number of comments and requests for clarification have been received. Revision 1.2 is not intended to change the specification itself, but just provide more clarity where needed. Also, Appendix D (recommended implementation) has been removed as this is deprecated by the Interlaken Alliance interoperability recommendations.

Revision 1.2 contains the following clarifications:

• Updated the Burst Segmentation Algorithm Example in Section 5.3.2.1.1, Optional Scheduling Enhancement, on page 14.

• Updated Figure 7, Control Word Format, on page 16 to show the Framing Layer Control Word format as well as the Idle/Burst Control Word format.

• Updated the descriptions of the In-Band Flow Control and CRC24 fields in Table 1, Idle/Burst Control Word Format, on page 17.

• Updated the Figure 10, Transmit Interface State, on page 21 to use the standard Interlaken terminology for flow control (XON).

• Updated the Figure 11, Out-of-Band Logical Timing Diagram, on page 23 to show that FC_DATA represents the flow control state for specific calendar entries.

• Updated Section 5.4.2, 64B/67B Encoding, on page 26 to document that besides positive disparity, negative disparity versions of the Block Type codes are also possible since the Interlaken protocol can bitwise invert control words as part of its disparity algorithm.

• Updated Section 5.4.2, 64B/67B Encoding, on page 26 to specify that the algorithm used for disparity control in Interlaken guarantees the running disparity will be within +/- 96-bit bound.

• Updated Figure 16, Scrambler Synchronization State Diagram, on page 31 to match the text description by comparing the received Scrambler State Word to the expected scrambler state.

• Removed references to CEI-6 in the Section 5.5, Electrical Specifications, on page 40.

The template was updated to more closely match other Interlaken documentation, and other editorial changes were made to the specification to improve readability and add clarity.

1.2  Changes to Revision 1.0

Following the release of Version 1.0 of the Interlaken Protocol, it was identified that the scrambler polynomial and reset methodology were susceptible to a determined attack to defeat the data scrambling and introduce long run lengths of consecutive identical digits into the SerDes interconnect. To avoid pathologies associated with this behavior and to eliminate this potential, a new scrambler is chosen and a change in the reset methodology were implemented. This is the primary motivation for releasing this Version 1.1 of the Protocol. Given this opportunity, additional small changes were made to the specification to improve readability, expand Skip Word and flow control calendar usage, remove unnecessary functions, and add clarity.

Version 1.1 contains the following changes to Version 1.0:

• Change of scrambler and scrambler reset methodology, with the corresponding addition of the Scrambler State Control Word
1.2 Changes to Revision 1.0

- Definition of the Block Type as a 6-bit field in bit positions [63:58] of the Meta Frame Control Words
- Expansion of Skip Word usage to allow additional insertion of Skip Words
- Removal of the PRBS randomization of the Channel Number field of the Burst/Idle Control Words
- Elimination of the re-use option of the in-band flow control field
- Additional clarification usage of the flow control calendar, and the introduction of link-level flow control
- Addition of an introduction to the basic concepts of the interface to improve comprehension
- Addition of a table of Meta Frame Control Words
- Addition of an illustration of the new Scrambler
- Addition of a recommended implementation to assist with interoperability, and modification of the performance analysis
- Harmonization of verb tense
- Updating of references
## 2.0 Definitions and Key Variables

<table>
<thead>
<tr>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>BurstMax</strong></td>
<td>Maximum size of a data burst (multiple of 64 bytes)</td>
</tr>
<tr>
<td><strong>BurstShort</strong></td>
<td>Minimum interval between Burst Control Words (minimum value of 32 bytes)</td>
</tr>
<tr>
<td><strong>BurstMin</strong></td>
<td>Parameter to specify the smallest end-of-packet burst (See Section 5.3.2.1.1, Optional Scheduling Enhancement, on page 14)</td>
</tr>
<tr>
<td><strong>MetaFrameLength</strong></td>
<td>The quantity of data sent on each lane including one Synchronization Word, one Scrambler State Word, one Diagnostic Word, one or more Skip Words, and the data payload</td>
</tr>
<tr>
<td><strong>Word</strong></td>
<td>An 8-byte quantity, and the fundamental unit of data and control information that is transferred across the interface</td>
</tr>
<tr>
<td><strong>Block Type</strong></td>
<td>The first six bits of each Control Word, used to distinguish different types of Control Words: bits [63:58] for Synchronization, Skip, Scrambler State, and Diagnostic Words, and bit [63] for Burst/Idle Words)</td>
</tr>
<tr>
<td><strong>Burst Control Word</strong></td>
<td>A Control Word with bit 63 = ‘1’ and Type = ‘1’</td>
</tr>
<tr>
<td><strong>Idle Control Word</strong></td>
<td>A Control Word with bit 63 = ‘1’ and Type = ‘0’</td>
</tr>
<tr>
<td><strong>Synchronization Word</strong></td>
<td>A Control Word with Block Type = 0b011110 sent out on all lanes simultaneously with a periodicity of MetaFrameLength, used to synchronize the scrambler and perform lane alignment</td>
</tr>
<tr>
<td><strong>Scrambler State Word</strong></td>
<td>A Control Word with Block Type = 0b001010, sent immediately after the Synchronization Word, used to transmit the current scrambler state to the receiver</td>
</tr>
<tr>
<td><strong>Skip Word</strong></td>
<td>A Control Word with Block Type = 0b000111, used to provide clock compensation for repeater functions</td>
</tr>
<tr>
<td><strong>Diagnostic Word</strong></td>
<td>A Control Word with Block Type = 0b011001, sent immediately preceding the Synchronization Word, used to communicate a per-lane error diagnostic and optional per-lane status</td>
</tr>
<tr>
<td><strong>Lane Skew Tolerance</strong></td>
<td>107 UI</td>
</tr>
</tbody>
</table>
3.0 Introduction

The two dominant high-speed chip-to-chip interface protocols for networking applications are XAUI [1] and SPI4.2 [2]. While SPI4.2 offers important advantages in channelization, programmable burst sizes, and per-channel backpressure, the excessive width of the interface limits its scalability, and the source-synchronous nature of the protocol reduces its effective reach. Conversely, XAUI is a narrow 4-lane interface, offers long reach, and suits a variety of implementations: FR4 on PCB, backplanes, and cable. Yet as a packet-based interface it lacks channelization and flow control, restricting it from several applications. And both protocols offer only fixed configurations, limiting the ability of the designer to tailor the interface capacity to the application.

This document defines a new protocol, Interlaken, that enables the design of a narrow, high-speed, channelized packet interface.

Figure 1 XAUI Versus SPI4.2 Interfaces
4.0 Applications

Interlaken can be used in a variety of applications:

- Framer/MAC to NPU or L2/L3 switch interface
- Line Card to Switch Fabric Interface

It can also run on multiple medias: FR4 (PCB), backplanes, or over cable.

Figure 2  Framer/MAC to NPU/L2 or L3 Switch

![Framer/MAC to NPU/L2 or L3 Switch Diagram]

Figure 3  Framer/MAC to NPU/L2 or L3 Switch

![Framer/MAC to NPU/L2 or L3 Switch Diagram]
5.0 Interlaken Protocol

5.1 Fundamentals

Interlaken is a narrow, high-speed channelized chip-to-chip interface. It is characterized by the following features:

- Support for 256 communications channels, or up to 64K with channel extension
- A simple control word structure to delineate packets, similar in function to SPI4.2
- A continuous Meta Frame of programmable frequency to guarantee lane alignment, synchronize the scrambler, perform clock compensation, and indicate lane health
- Protocol independence from the number of SerDes lanes and SerDes rates
- Both out-of-band and in-band per-channel flow control options, with a simple Xon/Xoff semantic
- 64B/67B data encoding and scrambling
- Performance that scales with the number of lanes

5.2 Basic Concepts

There are two fundamental structures that define the Interlaken Protocol: the data transmission format and the Meta Frame. The data transmission format relies significantly on the concepts of SPI4.2 [2]. Data sent across the interface is segmented into bursts, which are subsets of the original packet data. Each burst is bounded by two control words, one before and one after, and sub-fields within these control words affect either the data following or preceding them for functions like start-of-packet, end-of-packet, error detection, and others. Each burst is associated with a logical channel, which can represent a physical networking port in the system or some other logically connected stream of data. Packet data is transmitted sequentially by means of one or more bursts, and the size of the bursts is a configurable parameter. By segmenting the data into bursts, the interface allows the interleaving of data transmissions from different channels for low-latency operation.

The Meta Frame is defined to support the transmission of the data over a SerDes infrastructure. It encompasses a set of four unique control words, which are defined to provide lane alignment, scrambler initialization, clock compensation, and diagnostic functions. The Meta Frame runs in-band with the data transmissions, using the specific formatting of the control words to distinguish it from the data.

The data transmission format and Meta Frame are described in detail in the following sections.
5.3 Protocol Layer

5.3.1 Transmission Format

Data is transmitted across the Interlaken interface via a configurable number of SerDes lanes. For the purpose of this document a lane is defined as a simplex serial link between two ICs. The protocol is designed to operate with any number of lanes, including only one, with no inherent maximum. Actual implementations may choose to fix their operation to a specific number of lanes; there is no requirement to support a variable number.

The fundamental unit of data sent across the interface is an 8-byte word. This number is chosen to conform to the 64B/67B encoding selected for the protocol, and is also the size of the control word used to delineate bursts. By making the fundamental transfer unit equivalent to the control word size it becomes easy to adjust the width of the interface.

Data and control words are striped across the lanes sequentially, beginning with lane 0, ending at lane M, and repeating for the next block of data. Figure 4 illustrates the process:

![Figure 4 Lane Striping Example](image)

64B/67B encoding occurs on each lane individually. Transport is accomplished via two fundamental word types: Data Words and Burst/Idle Control Words, which are distinguished via the 64B/67B framing bits. The format of these two word types is illustrated in Figure 5 on page 13:
Both data and control information is transmitted in bit order (msb to lsb within each byte), from bit[66] through bit[0].

The Framing Layer introduces four additional Control Words, which are detailed in Section 5.4, Framing Layer, on page 26.

### 5.3.2 Burst Structure

#### 5.3.2.1 Data Transmission Procedure

The bandwidth of the Interlaken interface is divided into data bursts from the supported channels. Data packets are transferred across the interface by means of one or more bursts, with the bursts delineated by means of one or more Control Words, as described in Section 5.3.2.2, Control Word Format, on page 15.

For the purpose of segmenting a packet of arbitrary size into bursts, the following two parameters are defined:

(i) **BurstMax**: The maximum size of a data burst (a multiple of 64 bytes)
(ii) **BurstShort**: The minimum size of a data burst (a minimum of 32 bytes, with 8-byte increments)

The interface typically operates by sending a burst of data of **BurstMax** length, followed by a Control Word. The scheduling logic in the transmitting device is free to choose the order in which channels are serviced, subject to the constraint of the flow control state. Bursts are transmitted on each channel until the packet is completely transferred, at which point a new packet transfer on that channel may begin.

Because the interface is channelized, end-of-packet may occur back-to-back on several channels with a very small amount of remaining data on each channel. As both transmitter and receiver memories may be ideally designed with a wide datapath, they would need to be clocked at very high rates to handle this scenario. To reduce this burden on the receiver and transmitter, the **BurstShort** parameter guarantees a minimum separation between successive Burst Control Words. The minimum **BurstShort** interval is 32 bytes, with larger values possible in increments of 8 bytes.
Figure 6 illustrates the minimum separation guaranteed by BurstShort. BurstShort is enforced by adding extra Idle Control Words before the next Burst Control Word. In the example below, the EOP_Format for Idle Control Word 1 indicates EOP and the appropriate size for the Last Data Word, and the CRC24 of Idle Control Word 1 covers both the Last Data Word and Idle Control Word 1. Idle Control Word 2 and Idle Control Word 3 are inserted to maintain BurstShort, and the following Burst Control Word pertains to the data sent after it.

**Figure 6  BurstShort Guarantee Illustration**

![BurstShort Guarantee Illustration](image)

### 5.3.2.1.1 Optional Scheduling Enhancement

The simple scheduling described above results in some unused bandwidth at the end of a packet for certain combinations of packet length and BurstMax. When the packet length modulus BurstMax is small, such that there is a small amount of data remaining to transfer after the last BurstMax, extra Idle Words are transmitted to enforce the BurstShort guarantee. In the worst case, this unused bandwidth amounts to \((\text{BurstShort} - 1)\) bytes per packet. However, by looking ahead in the packet to identify the location of the EOP, more efficient scheduling is possible. The following procedure illustrates one such mechanism, and is offered as an optional guideline for optimizing the performance of the interface.

This guideline introduces an additional parameter:

(iii) \textbf{BurstMin:} Defined to be a multiple of 32 bytes, subject to the constraints that \(\text{BurstMin} \leq \text{BurstMax}/2\) and \(\text{BurstMin} \geq \text{BurstShort}\); the usage of this parameter is defined below.

The following additional variables are defined for the purpose of this illustration:

- \textit{packet\_length} = the total length of the packet
- \textit{packet\_remainder} = the amount of data in the packet remaining to be sent once data transfer has begun
- \textit{data\_transfer} = the amount of data transferred on the current burst
- \textit{i} = the number of bursts required to transfer the packet

The decision algorithm governing the burst size calculation is as follows:
The decision algorithm governing the burst size calculation is as follows:

```c
packet_remainder = packet_length
for (x=1; x <= i; x++) {
    if (packet_remainder >= BurstMax + BurstMin) then
        data_transfer = BurstMax
    else
        if (packet_length MOD BurstMax < BurstMin) && (packet_remainder > BurstMax) then
            data_transfer = BurstMax - BurstMin
        else
            data_transfer = packet_remainder
        packet_remainder = packet_remainder - data_transfer
}
```

This function guarantees that the last burst of a packet is of a size between \textbf{BurstMin} and \textbf{BurstMax}, avoiding the problem of multiple short end-of-packet segments. However, in order for this algorithm to operate properly, \textbf{BurstMin} cannot exceed half of \textbf{BurstMax}.

As an example, a packet of length 513 bytes is to be transferred across an Interlaken interface with \textbf{BurstMax} = 256 bytes and \textbf{BurstMin} = 64 bytes. In this case three bursts are sent:

- Burst 1 = \textbf{BurstMax} = 256 bytes
- Burst 2 = \textbf{BurstMax} - \textbf{BurstMin} = 256 - 64 = 192 bytes
- Burst 3 = packet_remainder = 65 bytes

If instead the packet was 511 bytes, only two bursts are sent:

- Burst 1 = \textbf{BurstMax} = 256 bytes
- Burst 2 = packet_remainder = 255 bytes

Implementations may tune the \textbf{BurstMax} and \textbf{BurstMin} parameters as desired, subject to the constraints defined above.

This optional algorithm is intended to guide implementations toward an efficient mechanism of transporting bursts. However, there is no additional burden placed on the receiving logic if the transmitter follows a different procedure for segmenting packets, as long as the \textbf{BurstShort} and \textbf{BurstMax} parameters are observed. As an example, there may be situations in converting from one interface type to another where reformating bursts would impose an unnecessary burden. Other scheduling algorithms are possible, and designers are free to create them subject to the constraints defined above.

### 5.3.2.2 Control Word Format

Bursts are delineated by means of an 8-byte Control Word. The Control Word is identified in the data stream by using the ‘x10’ control code for bits[66:64] (defined in Section 5.4.2, \textit{64B/67B Encoding}, on page 26) and bit[63] = ‘1’. The Burst and Idle Control Word formatting is illustrated in Figure 7 on page 16:
Figure 7  Control Word Format

<table>
<thead>
<tr>
<th>Bit 66</th>
<th>Inversion Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>65</td>
<td>‘10’ Framing</td>
</tr>
<tr>
<td>64</td>
<td>‘1’ Control</td>
</tr>
<tr>
<td>63</td>
<td>Type</td>
</tr>
<tr>
<td>62</td>
<td>SOP</td>
</tr>
<tr>
<td>61</td>
<td>EOP_Format</td>
</tr>
<tr>
<td>60</td>
<td>Reset Calendar</td>
</tr>
<tr>
<td>59</td>
<td>In-Band Flow Control</td>
</tr>
<tr>
<td>58</td>
<td>Channel Number</td>
</tr>
<tr>
<td>57</td>
<td>Multiple-Use: Flow Control or Channel Number Extension</td>
</tr>
<tr>
<td>56</td>
<td>Block Type</td>
</tr>
<tr>
<td>55</td>
<td>Block Type</td>
</tr>
<tr>
<td>54</td>
<td>CRC24</td>
</tr>
<tr>
<td>0</td>
<td>Block Type</td>
</tr>
<tr>
<td>0</td>
<td>Block Type</td>
</tr>
</tbody>
</table>
5.3 Protocol Layer

Burst Control Words (Type = ‘1’) identify the beginning of a data burst. Each burst data transfer must begin with a Burst Control Word, and this indicates that the SOP and Channel Number fields apply to the data immediately following. When the Burst Control Word falls between data bursts, the EOP_Format and CRC fields apply to the data immediately preceding, and the SOP and Channel Number fields apply to the data immediately following (the intention is to operate similarly to the SPI4.2 burst control semantic).

Idle Control Words (Type = ‘0’) are always transmitted when there is no new data available to send. Because the flow control information must always be sent to the receiving device, the flow control fields are valid in both Idle and Burst Control Words, and the transmitter always sends valid flow control status in both types of control words.

### Table 1: Idle/Burst Control Word Format

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Position</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inversion</td>
<td>66</td>
<td>Used to indicate whether bits [63:0] have been inverted to limit the running disparity; 1 = inverted, 0 = not inverted</td>
</tr>
<tr>
<td>Framing</td>
<td>65:64</td>
<td>64B/67B mechanism to distinguish control and data words; a ‘01’ indicates data, and a ‘10’ indicates control</td>
</tr>
<tr>
<td>Control</td>
<td>63</td>
<td>If set to ‘1’, this is an Idle or Burst Control Word; if ‘0’, this is a Framing Layer Control Word (see Section 5.4, Framing Layer, on page 26)</td>
</tr>
<tr>
<td>Type</td>
<td>62</td>
<td>If set to a ‘1’, the channel number and SOP fields are valid and a data burst follows this control word (a ‘Burst Control Word’); if set to a ‘0’, the channel number field and SOP fields are invalid and no data follows this control word (an ‘Idle Control Word’)</td>
</tr>
<tr>
<td>SOP</td>
<td>61</td>
<td>Start of Packet. If set to a ‘1’, the data burst following this control word represents the start of a data packet; if set to a ‘0’, a data burst that follows this control word is either the middle or end of a packet</td>
</tr>
<tr>
<td>EOP_Format</td>
<td>60:57</td>
<td>This field refers to the data burst preceding this control word. It is encoded as follows: '1xxx' - End-of-Packet, with bits[59:57] defining the number of valid bytes in the last 8-byte word in the burst. Bits[59:57] are encoded such that '000' means 8 bytes valid, '001' means 1 byte valid, etc., with '11' meaning 7 bytes valid; the valid bytes start with bit position [63:56] ‘0000’ - no End-of-Packet, no ERR ‘0001’ - Error and End-of-Packet All other combinations are left undefined.</td>
</tr>
<tr>
<td>Reset Calendar</td>
<td>56</td>
<td>If set to a ‘1’, indicates that the in-band flow control status represents the beginning of the channel calendar</td>
</tr>
<tr>
<td>In-Band Flow Control</td>
<td>55:40</td>
<td>The 1-bit flow control status for the current 16 calendar entries; if set to a ‘1’ the channel or channels represented by the calendar entry is XON, if set to a ‘0’ the channel represented by the calendar entry is XOFF</td>
</tr>
<tr>
<td>Channel Number</td>
<td>39:32</td>
<td>The channel associated with the data burst following this control word; set to all zeroes for Idle Control Words</td>
</tr>
<tr>
<td>Multiple-Use</td>
<td>31:24</td>
<td>This field may serve multiple purposes, depending on the application. If additional channels beyond 256 are required, these 8 bits may be used as a Channel Number Extension, representing the 8 least significant bits of the Channel Number. If additional in-band flow control bits are desired, these bits may be used to represent the flow control status for the 8 calendar entries following the 16 calendar entries represented in bits[55:40]. These bits may also be reserved for application-specific purposes beyond the scope of this specification.</td>
</tr>
<tr>
<td>CRC24</td>
<td>23:0</td>
<td>A CRC error check that covers the previous data burst (if any) and this control word</td>
</tr>
</tbody>
</table>
The EOP_Format Field of the Burst Control Word identifies how many bytes of the last data word of the burst are valid. Bytes that are invalid are discarded by the receiver. By convention, the first valid byte occurs at bit field [63:56], the second valid byte at bit field [55:48], etc.

Data and control integrity is ensured by means of the 24-bit CRC. The CRC24 is calculated against all data in the burst and all the fields in the Control Word. The CRC24 polynomial is selected from [4]:

$$x^{24} + x^{21} + x^{20} + x^{17} + x^{15} + x^{11} + x^{9} + x^{8} + x^{6} + x^{5} + x + 1$$

The details of the CRC computation are specified in Appendix B, CRC and Scrambler Calculation Details on page 48.

5.3.3 State Diagrams

The following state diagrams are provided to illustrate the logical operation of important components of the interface.
Each receive SerDes lane of the interface operates according to Figure 8.

**Figure 8**  **Receive Per-Lane State**

![Flowchart](image)

**Note:**
1. The 64B/67B Word Boundary Lock state diagram is shown in Section 5.4.2, *64B/67B Encoding*, on page 26.
The receive side of the interface (all lanes bundled together as a logical whole) then operates according to the following:

**Figure 9  Receive Interface State**

1. **Reset**
   - No
   - All Lanes RX LaneValid?
     - Yes
     - Lanes Aligned?
       - Yes
       - RX Operational
         - Advertise Flow Control ON (as desired)
           - No
           - All Lanes RX LaneValid?
             - No
             - Process Received Data
             - Yes
               - RX Operational
                 - Advertise Flow Control ON (as desired)
                   - No
                   - All Lanes RX LaneValid?
                     - No
                     - Process Received Data
                     - Yes
Once the receive side of the interface has entered the RX Operational state, the interface is free to advertise to the transmitter permission to send by signaling the ON state on all channels.

The transmit side of the interface (all lanes bundled together as a whole logical interface) operates according to the diagram in Figure 10:

**Figure 10  Transmit Interface State**

```
<table>
<thead>
<tr>
<th>TX Operational</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmit Meta Frame</td>
</tr>
<tr>
<td>Meta Frame Period?</td>
</tr>
<tr>
<td>No</td>
</tr>
<tr>
<td>Transmit Idle Words</td>
</tr>
<tr>
<td>Data to Send?</td>
</tr>
<tr>
<td>No</td>
</tr>
<tr>
<td>Yes</td>
</tr>
<tr>
<td>No</td>
</tr>
<tr>
<td>Lanes in Sync?</td>
</tr>
<tr>
<td>Yes</td>
</tr>
<tr>
<td>No</td>
</tr>
<tr>
<td>XON?</td>
</tr>
<tr>
<td>Yes</td>
</tr>
</tbody>
</table>

Transmit Data
```

**Note:**
1. This optional test may be automatically performed in hardware, or controlled externally by software.
5.3.4 Flow Control

A key feature of Interlaken is the ability to communicate per-channel backpressure. To provide this function, two options are specified: an out-of-band flow control interface and an in-band channel. Semantically, the flow control information uses a simple on-off mechanism to signal permission to transmit on a particular channel.

5.3.4.1 Protocol

The on-off flow control status is communicated with a single bit of status for each supported channel. By convention, a ‘1’ is chosen to identify the ‘XON’ state, indicating permission for the transmitter to send data on that channel. A ‘0’ identifies the ‘XOFF’ state, indicating that the transmitter should cease sending data on that channel.

There is no concept of credits with this protocol; once a channel is indicated as XON, the transmitter may send as much data as it chooses on that channel until the flow control status is changed to XOFF. The threshold whereby the receiver chooses to switch between the XON and XOFF states is a programmable option left to the user and is dependent upon the number of channels supported, depth of receive buffers, and the flow control latency of the given environment.

The flow control channels may optionally be mapped to a calendar, so that the flow control may be mapped to any set of calendar entries. By way of example, these could consist of a one-to-one mapping of channel to calendar entry, a one-to-many mapping to increase the frequency of certain channels, or the insertion of null fields to match devices with different channel definitions.

This calendar structure may also be used to provide link-level flow control, whereby a bit in the calendar represents the permission to transmit data on the interface as a whole. The polarity of the link status will be identical to that of the channel status: a ‘1’ indicates permission to transmit, while a ‘0’ indicates to cease transmitting immediately. To enable this function, each calendar entry can be configured either for channel information or link information. To facilitate low latency link status, the interface needs to provide enough calendar entries to program the link status in every Burst/Idle Control Word in the same bit position of those words. By way of example, and using greater than 16 channels, this could be performed by:

First Control Word:
- Calendar Entry 0 = link status
- Calendar Entry 1 = channel 0 status
- Calendar Entry 2 = channel 1 status
- ...etc.

Second Control Word:
- Calendar Entry 15 = link status
- Calendar Entry 16 = channel 15 status
- ...etc.

Using this method, the link status would always appear in bit position [55] of the Burst / Idle Control Word.
### 5.3.4.2 Out-of-Band Flow Control

To support systems that require simplex operation, an out-of-band flow control option is defined. This is implemented as a source-synchronous interface, and is specified with the following signals:

- **FC_CLK**: The clock to which the flow control data is synchronized
- **FC_DATA**: The flow control status information (single bit)
- **FC_SYNC**: A sync signal used to identify the beginning of the flow control calendar

The pad technology for each of these signals may be either LVDS or LVCMOS. The logical timing relationship of these signals is shown below:

#### Figure 11 Out-of-Band Logical Timing Diagram

![Timing Diagram](image)

An Example 4 calendar entry system

The out-of-band flow control channel is protected with a 4-bit CRC calculation that covers up to 64 bits of flow control data. Based upon the recommendations in [3], the CRC4 polynomial is:

\[ x^4 + x + 1 \]

The details of the CRC Computation are specified in Appendix B, *CRC and Scrambler Calculation Details* on page 48. When the number of channels is 64 or fewer, the CRC4 checksum occurs immediately following the last calendar slot, and is followed by the flow control status of calendar slot 0. When the number of calendar slots is greater than 64, the CRC4 checksum occurs once for every 64 bits of flow control status. For the last group of calendar slots, the CRC4 checksum occurs after the last supported calendar slot, followed immediately by the calendar slot 0 status.

As shown in Figure 11, FC_CLK is used to clock FC_DATA on both the rising and falling edges. At the maximum rate of 100 MHz, for a hypothetical implementation supporting 48 channels and 24 Gbps, the worst-case data in flight is:

- **FC_CLKperi**od = 10 ns
- Time in flight = \((10 \text{ ns}) / (2 \text{ bits/clk}) * (48 \text{ channels} + 4 \text{ CRC bits})\) = 260 ns
- Data in flight = \((260 \text{ ns}) * (24 \text{ Gbps})\) = 780 bytes

For an implementation supporting 256 channels and 24 Gbps, the worst-case data in flight is:

- Time in flight = \((10 \text{ ns}) / (2 \text{ bits/clk}) * (256 \text{ channels} + 16 \text{ CRC4 bits})\) = 1.36 μsec
- Data in flight = \((1.36 \text{ μsec}) * (24 \text{ Gbps})\) = 4.08 KB
5.3.4.2.1 Out-of-Band Flow Control Interface Timing

This section describes the AC timing parameters for the out of band flow control interface.

In order to provide the maximum capture window, the FC_DATA and FC_SYNC signals are sent at a data rate twice the clock frequency and are sent in quadrature phase with respect to the FC_CLK signal. Note: The timing relationship is the same for both the rising and falling edge of the clock.

Figure 12 Out-of-Band Flow Control Timing Diagram

![Diagram of out-of-band flow control timing](image)

Table 2 Out-of-Band Flow Control Interface Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>fclk</td>
<td>FC_CLK Clock Frequency</td>
<td>0</td>
<td>100</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td>FC_CLK Clock Duty Cycle</td>
<td>45</td>
<td></td>
<td>55</td>
<td>%</td>
</tr>
<tr>
<td>Tisu</td>
<td>Input Data/Sync setup time w.r.t clock edge.</td>
<td>0.75</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Th</td>
<td>Input Data/Sync hold time w.r.t clock edge.</td>
<td>0.75</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Ton</td>
<td>Next Output Data/Sync Invalid time w.r.t previous quadrature point of next clock edge.</td>
<td>0.75</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Top</td>
<td>Previous Output Data/Sync Invalid time w.r.t. quadrature point of previous clock edge.</td>
<td>0.75</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

5.3.4.3 In-Band Flow Control

When utilizing this option, the receiver makes use of flow control status transmitted in the Control Words sent across the interface as part of the normal data transfer. This option is provided for full-duplex implementations that require a minimum number of external signal pins.

As shown in Figure 7 on page 16, the Flow Control field of the Control Word is 16 bits, located in bit positions [55:40]. Bits [31:24] of the Control Word may also be used for 8 more bits of Flow Control, for a total of 24. These status bits represent the ON-OFF flow control status for each Interlaken calendar channel, with current calendar entry X at bit [55], calendar entry X+1 at bit [54], and so forth. To synchronize the start of the calendar the Reset Calendar bit is provided in the Idle/Burst Control Words; when this bit is a ‘1’, calendar entry 0 status appears in bit [55]. When Reset Calendar is a ‘0’, the calendar continues sequentially from where it left off in the previous Control Word. Once all the
channels’ status has been communicated, the transmitter sets the Reset Calendar bit and the sequence repeats. Extra bits not required in the last Control Word of the calendar (i.e., when the number of channels is not a multiple of the number of status bits) are ignored by the receiver and set to 0 by the transmitter.

Because the Control Word CRC24 covers the Flow Control field, there is no requirement for an independent error check, and the CRC4 calculation performed for the Out-of-Band option is not preserved here.

Flow control information is always sent in both Idle and Burst Control Words. Because Control Words are sent between each burst data transmission, the worst case frequency of flow control information is one message every maximum burst length. It is left to the implementer to select the BurstMax required for the desired flow control bandwidth.

As an example performance calculation, for an interface with a 256-byte burst and 48 channels, the data in flight during the calendar transmission is:

\[
\text{Data in flight} = (2 \text{ bursts}) \times (256 \text{ bytes/burst}) + (2 \text{ control words}) \times (8 \text{ bytes/control word}) = 528 \text{ Bytes}
\]

5.3.4.4 Full-Packet Mode Flow Control

While Interlaken is optimized to operate by interleaving transmissions from different channels, it also accommodates applications that require complete packet transmissions. For these applications the transmitting device simply avoids switching from one channel to another until the current channel’s packet completes transmission.

There are two interpretations of flow control in full-packet mode: stop transmission immediately upon receipt of an XOFF message, or finish the current packet before stopping transmission. The first interpretation reduces the receiver buffering required before responding to flow control, at the expense of head-of-line blocking other channels in the interface; the second interpretation offers the opposite trade-off. Because different applications require different behaviors, this specification leaves open the possibility of choosing either or both interpretations in compliant implementations.

5.3.4.5 Flow Control Extension

Some applications may wish to implement a different flow control methodology than that provided by Interlaken’s XON/XOFF; by example, this could involve the use of explicit credits exchanged by transmitter and receiver. Rather than attempt to specify this directly, Interlaken provides for this as a higher-layer function that may be implemented using an additional channel(s) to carry this information. By treating this extension as part of the data payload, any higher-layer protocol may be devised and reliably transported by the Interlaken interface.
5.4 Framing Layer

5.4.1 Overview

Interlaken defines a multifunction framing method to achieve simple and reliable transport, which consists of the following components:

Table 3 Overview of Framing Layer

<table>
<thead>
<tr>
<th>Function</th>
<th>Purposes</th>
</tr>
</thead>
<tbody>
<tr>
<td>64B/67B Encoding</td>
<td>Distinguish 8-byte word boundaries;</td>
</tr>
<tr>
<td></td>
<td>Distinguish control and data words;</td>
</tr>
<tr>
<td></td>
<td>Bound the baseline wander</td>
</tr>
<tr>
<td>Synchronous Scrambler</td>
<td>Guarantee bit transition density;</td>
</tr>
<tr>
<td></td>
<td>Eliminate error multiplication</td>
</tr>
<tr>
<td>Lane Alignment</td>
<td>Align all the lanes within a bundle</td>
</tr>
<tr>
<td>Diagnostic</td>
<td>Provide diagnostics and optional per-lane status messaging</td>
</tr>
<tr>
<td>Skip</td>
<td>Compensate for clock differential in an electrical repeater</td>
</tr>
<tr>
<td>Rate Matching</td>
<td>Optimize receiver design by matching the data rate of the Interlaken with the data rate of the downstream services</td>
</tr>
</tbody>
</table>

Each of these are defined in the following sections. The framing layer uses Framing Layer Control Words as shown in Figure 7 on page 16. Bits [63:58] are used to distinguish this type of control word, with bit [63] being set to zero and bits [62:58] indicating the Block Type.

5.4.2 64B/67B Encoding

An encoding/scrambling method is required for a serial interface to delineate word boundaries, provide randomness to the EMI generated by the electrical transitions, allow for clock recovery, and maintain DC balance. The encoding protocol selected for Interlaken is a modification of the 64B/66B used for the IEEE 802.3ae 10 Gigabit Ethernet specification.

The existing 802.3 64B/66B solves the problem of word boundary delineation by combining a scrambled payload with two additional unscrambled bits prepended onto each 64-bit data or control word. If these sync bits are “01” they signify a data word, and if they are “10” they signify a control word; the combinations “00” and “11” are not allowed. By searching for the valid patterns in the received data stream, the receiving device declares word boundary lock after 64 correct matches, and it maintains lock by continually fixing on these two bits.

One weakness of this approach, however, is an unbounded baseline wander. Baseline wander, or DC imbalance, is caused by the accumulated excess of 1’s or 0’s transmitted on an individual SerDes lane. An electrical transition has an associated time constant, which in high-speed interfaces often does not allow a full voltage swing before the next bit is transmitted. Therefore, a sustained imbalance in either the number of 1’s or 0’s can produce a movement in the center voltage of the differential pair’s eye opening. Analysis of the 64B/66B scrambler polynomial shows that over a 64Kbit time scale a running disparity in excess of +/- 1,000 bits can occur, which can produce excessive eye shifts, cause complications in the design of receiver circuitry, and increase the bit-error rate.

To bound this effect, Interlaken inverts the sense of the bits in each transmitted word such that the running disparity always stays within a +/- 96-bit bound. Each lane of the bundle maintains a running count of the disparity: a ‘1’ bit increments the disparity by one, and a ‘0’ bit decrements the disparity by one. Before transmission, the disparity of the new word is calculated and then compared to the current running disparity. If the new word and the
existing disparity both have the same sign, the bits within the new word are inverted. A framing bit is supplied in bit position 66 so the receiver may identify whether the bits for that word are inverted, as below:

Table 4  Inversion Bit 66

<table>
<thead>
<tr>
<th>Bit 66</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Bits [63:0] are not inverted; the receiver may process this word without modification</td>
</tr>
<tr>
<td>1</td>
<td>Bits [63:0] are inverted; the receiver must un-invert before processing this word</td>
</tr>
</tbody>
</table>

This code is referred to in this document as 64B/67B. All bits in every word, including bit 66, are included in the running disparity count. When bit 66 is set to a ‘1’, bits [63:0] are inverted. The legal values of the three sync bits are:

Table 5  Sync Bits Encoding

<table>
<thead>
<tr>
<th>Bits [66:64]</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>001</td>
<td>Data Word, no inversion</td>
</tr>
<tr>
<td>010</td>
<td>Control Word, no inversion</td>
</tr>
<tr>
<td>101</td>
<td>Data Word, bits [63:0] are inverted</td>
</tr>
<tr>
<td>110</td>
<td>Control Word, bits [63:0] are inverted</td>
</tr>
<tr>
<td>All others</td>
<td>Illegal states</td>
</tr>
</tbody>
</table>

The IEEE’s 64B/66B code defines a procedure for locking to the sync bits. The receiver searches for a transition from high to low or low to high (the only legal sync codes), and selects this as a hypothetical sync pattern. In the next framing bit position, the receiver again looks for one of the legal patterns; if a legal pattern occurs again it repeats this procedure, and if it does not it resets its state and searches for another legal pattern. In order to declare lock the receiver must observe 64 consecutive legal sync patterns.

With the 64B/67B code, Interlaken adds an additional sync bit, but only 50% of the possible combinations of these three bits are legal, the same as 64B/66B. As such, to achieve lock with an identically low probability of an incorrect sync, 64 consecutive legal sync patterns (defined in Table) must be observed by the receiver.

The 64B/67B encoding creates an overhead of 4.5%.

The flow diagram for achieving and maintaining 64B/67B word boundary lock is shown in Figure 13 on page 28:
Figure 13  64B/67B Word Boundary Lock

- **Reset**
  - Select New 67-bit Candidate Block
  - Good Sync?
    - Yes: Advance By 1 Word
    - No: Increment Sync Counter
  - Sync Counter > 64?
    - Yes: **64B/67B Word Lock**
    - No: Reset Sync Counter

**64B/67B Word Lock**

- Advance Word Count by 1 Word
- Word Count > 64?
  - Yes: Reset Word Count Sync Error Counter
  - No: Good Sync?
    - Yes: Increment Sync Error Counter
    - No: Sync Error Counter > 16?
      - Yes: Reset Word Count Sync Error Counter
      - No: Advance By 1 Word
5.4.3 Meta Frame

The Interlaken framing method introduces the concept of a Meta Frame. The Meta Frame is defined as the per-lane set of the Synchronization, Scrambler State, Skip, and Diagnostic words, along with the payload data (burst data and control information) carried on each lane. Figure 14 illustrates the structure:

**Figure 14 Meta Frame Structure (Per Lane)**

The size of the Meta Frame is a single programmable parameter, MetaFrameLength, that applies to all lanes of the bundle. It represents the sum of the data payload and one set of Synchronization, Scrambler State, Skip, and Diagnostic words. The Meta Frame structure is orthogonal to the data transmissions; these Meta Frame control words may occur at any point within a data burst.

In addition to Synchronization, Scrambler State, and Diagnostic Words, a Skip Word is defined to provide clock compensation for electrical repeater applications. For reference, the unique Block Types of each Meta Frame Control Word are shown in Table 6:

**Table 6 Meta Frame Control Word Block Types**

<table>
<thead>
<tr>
<th>Meta Frame Control Word</th>
<th>Block Type (positive disparity)</th>
<th>Block Type (negative disparity)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Synchronization</td>
<td>011110</td>
<td>100001</td>
</tr>
<tr>
<td>Scrambler State</td>
<td>001010</td>
<td>110101</td>
</tr>
<tr>
<td>Skip</td>
<td>000111</td>
<td>111000</td>
</tr>
<tr>
<td>Diagnostic</td>
<td>011001</td>
<td>100110</td>
</tr>
</tbody>
</table>

*Note:* Figure 15, Figure 18, Figure 19, Figure 21, and Figure 26 all show Meta Frame Control Words using positive disparity Block Types for clarity. The negative disparity versions of these Control Words are also valid.

The details of the Synchronization, Scrambler State, Diagnostic, and Skip Words are described in the following sections.
5.4.4 Synchronous Scrambler

The 802.3 64B/66B code uses a self-synchronous scrambler on the payload. This has the advantage of not requiring any synchronization; the scrambler state is a function of the received data stream and can be recovered after the length of the scrambler (58 bits) are received. But this scrambler uses two feedback taps, and as such it has the property of replicating errors twice, so that a single-bit error on the line becomes three single-bit errors at the receiver. Because Interlaken stripes data across the lanes within a bundle, this multiplication can push bit errors across words. The next errored word may or may not be part of the same burst, which means that the location of errors is no longer restricted within the burst. For multiple-bit errors this can reduce the error detection properties of the CRC24 and is an undesirable artifact.

To eliminate this scenario Interlaken employs an independent synchronous scrambler on each lane of the interface. The synchronous scrambler does not feed the input data back upon itself; rather each bit is XOR’d with the current state of the scrambler, so no error multiplication may occur. The scrambler polynomial is:

\[ x^{58} + x^{39} + 1 \]

The scrambler polynomial is activated after device reset, and the transmitter never resets it again. Instead, the current scrambler state is sent to the receiver to allow it to decode the data which follows. The scrambler advances and rolls over indefinitely during interface operation, with the exception that it does not advance during the transmission of the unscrambled Synchronization and Scrambler State Words.

There is no requirement that each lane use the same scrambler state, and to minimize cross-talk between lanes, implementations should initially reset the scrambler to different values on each lane; the only restriction is that the scrambler never be reset to all zeroes. Because the scrambler state is explicitly forwarded in the datapath, there is no need for the receive side of the interface to know to what value the transmit scrambler was reset.

In order to correctly decode the received data, the receiver must be synchronized with the state of the scrambler polynomial. Interlaken synchronizes via the combination of a unique 64-bit Synchronization Word and a Scrambler State Word that are transmitted consecutively as part of the Meta Frame:

Figure 15 Synchronization and Scrambler State Words

| bx10 | b011110 | h0F678F678F678F6 |
| bx10 | b001010 | Scrambler State |
| 66  | 63  | 58  | 57  | 0 |

To allow for synchronization at the start of operation and after errors, the Synchronization and Scrambler State Words are transmitted unscrambled. Within the reset state, each lane searches for the unique pattern of the Synchronization Word. If the received word is the Synchronization Word (matches all 64 bits), the receiver counts until a MetaFrameLength (measured in 8-byte words) quantity of data has passed and tests for another Synchronization Word. If it identifies the Synchronization Word it begins the sequence again, until it has identified four consecutive Synchronization Words. The state flow is shown in Figure 16 on page 31:
**Figure 16   Scrambler Synchronization State Diagram**

![Diagram](image-url)
Once synchronization is achieved, the interface uses the recovered value of the scrambler polynomial from the Scrambler State Word to seed the descrambler. All data and control words, with the exception of Synchronization and Scrambler State Words, are scrambled from bits [63:0]; framing bits [66:64] are never scrambled. Each lane should verify that the scrambler state received in each Scrambler State Word after synchronization is consistent with its current expected scrambler state, and if not, signal an error after three consecutive mismatches as specified in Section 5.4.11.3, Bad Scrambler State, on page 39.

The size of the Meta Frame is always exactly \textbf{MetaFrameLength}. Because Interlaken provides for the addition or removal of a Skip Word to manage clock compensation in an electrical repeater, the repeater may need to adjust the position of the Synchronization Word relative to how it was originally transmitted (see Section 5.4.7, Clock Compensation, on page 33). This always occurs, however, such that a receiver observes a constant quantity of data between Synchronization Words.

If the Synchronization Word is not identified, the receiver signals that an error has occurred. If four consecutive Synchronization Words are unidentified, the receiver returns to the Reset state and begins to search for the Synchronization Word. If three consecutive Scrambler State values contradict the receiver’s expected scrambler state (all on the same lane), the receiver declares an error and attempts to resynchronize the scrambler.

\subsection*{5.4.5 Lane Alignment}

Once the word boundaries are identified and the scrambler properly reset, the lanes of the bundle must be aligned. Interlaken guarantees that Synchronization Words are sent across the interface at a fixed frequency to regularly align the datapath SerDes lanes. To achieve alignment, the Synchronization Word is transmitted simultaneously across all lanes. The receiver then identifies these words, measures the skew between them across the lanes of the bundle, and adjusts its internal skew compensation logic accordingly. The architecture of this logic is left as an implementation choice; Interlaken only defines the means by which alignment may be achieved.

The transmission frequency of Synchronization Words is defined by the \textbf{MetaFrameLength}.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{interlaken_alignment.png}
\caption{Interlaken Lane Alignment Segmentation (4-Lane Example)}
\end{figure}
5.4.6 Lane Diagnostics

The Diagnostic Word is identified with the Block Type value of \texttt{0b011001}. The format of the Diagnostic Word is shown in Figure 18:

**Figure 18** Diagnostic Word

```
<table>
<thead>
<tr>
<th>bx10</th>
<th>b011001</th>
<th>h000000</th>
<th>Status</th>
<th>CRC32</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>66</td>
<td>63</td>
<td>58</td>
<td>57</td>
</tr>
<tr>
<td></td>
<td>34</td>
<td>33</td>
<td>32</td>
<td>31</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

There are two functions assigned to the Diagnostic Word - a lane Status Message and per-lane error detection. The 2-bit Status field defines a place for a per-lane status message that is sent from receiver to transmitter, and its function is defined in Appendix A. The CRC32 is provided as a diagnostic tool on a per-lane basis, so that errors on the interface may be traced to an individual lane. It is calculated over all the words transmitted within the Meta Frame, before scrambling and inversion, except for the 64B/67B framing bits, but including bits [63:0] of the Diagnostic Word itself, with the CRC32 field padded to all zeros. For ease of implementation, the 58-bit scrambler state within the Scrambler State Word is also treated as all zeroes when computing the CRC32. The CRC32 polynomial is taken from [4]:

\[x^{32}+x^{28}+x^{27}+x^{26}+x^{25}+x^{23}+x^{22}+x^{20}+x^{19}+x^{18}+x^{14}+x^{13}+x^{11}+x^{10}+x^9+x^8+x^6+1\]

For ease of calculation, the fields over which the CRC32 are calculated are shown in Figure 19:

**Figure 19** CRC32 Calculation Illustration

```plaintext
Sync  S.S.  Skip  Payload  b011001  h000000  ST  h00000000  Sync

Bits [57:0] = 0

Total Data for CRC32 Calculation
```

Diagnostic Words are counted as part of the MetaFrameLength just as Synchronization, Scrambler State, Skip, Data, and Burst/Idle Control Words.

5.4.7 Clock Compensation

The purpose of a Skip Word is to enable clock compensation for a repeater function, by which the protocol may be electrically relayed across an intermediary device. There can be a slight difference in clock rate on each side of the repeater, and to bridge this gap it is necessary to periodically remove a Skip Word if the second clock is slower than the first, or to add a Skip Word if the second clock is faster than the first. A single Skip Word is defined as a required part of the Meta Frame, but additional Skip Words may be added at any point in the Meta Frame, except between the Diagnostic, Synchronization, and Scrambler State Words. It is mandatory for receivers to correctly identify and remove them from the received data.
If there is a repeater between the original transmitter and ultimate receiver, the repeater may compensate for a slower transmit clock by silently discarding this Skip Word. If this occurs, the repeater must maintain the constant separation of MetaFrameLength between Synchronization Words. It performs this by shifting the first payload word of the next Meta Frame into the current Meta Frame, and scrambling it with the correct scrambler state at the end of the current Meta Frame. Figure 20 illustrates this procedure:

**Figure 20 Clock Compensation Procedure**

![Diagram showing clock compensation procedure](image)
Note that this procedure of deleting Skip Words and shifting payload words from one Meta Frame into the previous Meta Frame eventually requires that the Diagnostic, Scrambler State, and Synchronization Words from one Meta Frame be shifted into the prior Meta Frame. To maintain consistent Meta Frame formatting, in this case the Diagnostic, Synchronization, and Scrambler State Words must be deleted. If a Diagnostic Word is deleted, the repeater should transmit a low-pass filtered version of the status message to avoid eliminating any transitory status information. The details of this process are left to the implementer.

If CLK_B in the above example is instead faster than CLK_A, the opposite approach is required - an additional Skip Word is added, and the last Payload Word of the current Meta Frame is shifted into the next Meta Frame. Eventually this process requires that a Diagnostic Word be added; in this case the status message should retain the same information as the immediate prior status message.

If the repeater determines that it needs to discard a word due to a clock difference on only a subset of all the lanes, it shall still discard all the words across the interface simultaneously, not just on the affected lane(s). Using a MetaFrameLength of 2K words, at most sixteen bytes is sent every 16KB, or at a ratio of 1:1,024. A 100ppm differential in clock frequency represents a ratio of 1:10,000, so this Meta Frame frequency meets this compensation requirement. Note that the MetaFrameLength may also be set shorter to enable quicker lane alignment or a smaller quantity of data over which the diagnostic CRC is calculated.

The Skip Word is identified by a Block Type value of \texttt{0b000111}. The format of the Skip Word is as follows:

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{skip_word_format.png}
\caption{Skip Word Format}
\end{figure}

\textbf{5.4.8 Overhead}

Because the Synchronization, Diagnostic, and Scrambler State Words are sent so infrequently they consume a minimal amount of interface bandwidth. The overhead is dependent on the size of \texttt{MetaFrameLength}, but for a hypothetical 2K words the worst-case overhead (with one Skip Word) is:

\[ \frac{32}{(16,384)} = 0.20\% \]
5.4.9 Skew Budget

Interlaken is specified to tolerate a worst-case skew between the individual lanes of a multi-lane interface of 107 UI (unit intervals), determined according to Table 7.

Table 7 Skew Budget

<table>
<thead>
<tr>
<th>Skew Source</th>
<th>Budget (UI)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMA Tx</td>
<td>67</td>
</tr>
<tr>
<td>PCB and Medium</td>
<td>40</td>
</tr>
<tr>
<td>Total</td>
<td>107</td>
</tr>
</tbody>
</table>

These budgets were derived according to the following observations:

PMA Tx: The SerDes driving each datapath lane are not required to share a transmit PLL, therefore the output of the transmitter could be skewed by the difference between two or more blocks of SerDes using different PLLs. It is expected that a conservative, worst-case implementation would use a 67-bit wide interface into each SerDes lane; if so, the maximum skew between two blocks of SerDes using different PLLs would be 67 bits, or 67 UI on the serial lane.

PCB & Medium: The application environment for Interlaken is expected to be similar to that defined for XAUI in 802.3ae-2002, and as such this parameter should scale with SerDes rate. As the highest performance SerDes used for Interlaken in the medium term is expected to be 6.375 Gbps, or twice the XAUI frequency, then this requirement is double the 20 UI requirement for XAUI, or 40 UI.

The receive PMA also creates skew that the Interlaken controller must compensate for, but as it is not necessary to specify this value to ensure interoperability, it is left to each implementation to account and correct for this skew.

5.4.10 Rate Matching

Some applications may wish to translate between Interlaken and an existing protocol such as SPI4.2. For these applications the bandwidth of the two interfaces may not match, creating a potentially expensive buffering function in the bridging device.

Additionally, there are situations in which the receiver buffering capacity may be reduced if the data rate can be guaranteed to be less than the maximum achievable rate. To provide for this optimization, Interlaken defines a mandatory rate matching function.
Interlaken provides rate matching by offering the ability to insert Idle Control Words into the datapath at a defined frequency to limit the bandwidth of data transferred across the interface.

The rate matching logic controls the throughput of the interface as a whole, rather than individual channels. The implementation shall be in the form of a single token bucket, which increments at the desired rate and decrements when data is transmitted. If the token bucket is empty the transmitter sends Idle Words until positive tokens are available. Idle Words must be sent between data bursts, so the rate matching logic shall have a worst-case latency of BurstMax before it can act. The granularity of the token bucket is be a programmable value, with a minimum granularity of one byte, such that it can match the granularity of the internal datapaths of the two devices using the interface.
Two parameters are introduced to define the rate matching function as shown in Table 8:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RateLimit</td>
<td>The overall rate which bounds the interface (bytes/sec)</td>
</tr>
<tr>
<td>BurstLimit</td>
<td>The maximum quantity of data that may be burst across the interface before invoking the rate limiting logic (bytes)</td>
</tr>
</tbody>
</table>

### 5.4.11 Error Conditions

Error conditions may apply to the interface as a whole as well as to individual bursts. Interlaken contains extensive error detection logic to provide a significant enhancement to the protection provided by existing protocols such as SPI4.2. Because different applications often require a different error handling responses, it is beyond the nature of this specification to mandate precisely how each error case should be handled. The following sections do, however, identify all likely error types and suggest possible ways that they may be handled. Please refer to Figure 23 for the specific references used below:

#### 5.4.11.1 The Receive SerDes Loses Lock

If one of Device A's datapath SerDes loses lock on the recovered receive clock, Device A is no longer able to correctly receive data or burst control information from Device B. Because the burst data is striped across the set of lanes, random portions of each burst communication are lost when one lane is broken. In this case Device A should error open packets on all channels. Device A signals to Device B to stop transmitting by sending XOFF on all of its flow control status channels. Device B transmits Idle Control Words, as normal, once it receives this flow control status. Device A may also optionally send a Sync Message indicating the failure as defined in Appendix A, Status Messaging on page 46.

Device A immediately attempts to reacquire SerDes lock. Once it does so it then needs to reacquire word boundary alignment. The amount of data lost is dependent on clock recovery time and the total interface bandwidth.

Once Device A regains lock on its SerDes and correctly identifies 64 word boundaries, it signals its readiness to resume operation by advertising XON on its flow control channels. Device B resumes transmitting data as normal.
5.4.11.2 The Receive Logic Loses Word Boundary Sync

The receiving SerDes can lose word boundary sync when it fails to identify legal 3-bit patterns on bits [66:64] of each received word. The receiver declares itself out of lock only after it fails to find legal sync patterns on 16 words within a 64-word window, and declares that it is back in lock only after receiving a legal sync patterns on 64 consecutive words. Please refer to Figure 13 on page 28 for the state transitions of the word boundary sync algorithm.

Because this case is a subset of Section 5.4.11.1, The Receive SerDes Loses Lock, on page 38, the behavior of the interface is identical to that described above, with the exception that no time is required for the SerDes to reacquire lock.

5.4.11.3 Bad Scrambler State

It is possible that after initial synchronization, the received scrambler state may not match the expected current scrambler state. However, once the scrambler has synchronized it should never become unsynchronized, so this error should only occur in the presence of bit errors within the Scrambler State Word or alignment problems on the interface. Only after three consecutive scrambler state mismatches should the receiver declare an error and attempt to re-synchronize the scrambler.

5.4.11.4 Lane Alignment Fails

An interface is considered out of alignment if the datapath SerDes logic cannot find the Synchronization Word of the Meta Frame within the specified interval (107 UI) simultaneously on all datapath lanes. If the interface falls out of alignment, there is no way to reliably identify the correct data sequence. In this case the receiver should error all open packets and attempt to re-align on the next available Meta Frame.

To prevent a single bad Synchronization Word from disrupting alignment, the receiver should not declare loss of alignment until four consecutive alignments fail. To reacquire lost alignment, the receiver should also require four consecutive successful alignments.

5.4.11.5 Burst CRC24 Errors

Errors are detected by means of a mismatch in the Burst/Idle Control Word CRC. The CRC24 covers all data in the previous burst and bits [63:24] of the Burst/Idle Control Word. For ease of calculation, the last word of the packet, which contains invalid bytes if the packet is not a multiple of eight bytes long, has these invalid bytes set to all zeroes, and these bytes are also part of the CRC calculation. For the same reason the CRC24 field of the Control Word is also treated as if it contained all zeroes and is included in the CRC24 computation.

A CRC error indicates a corruption either within the current data or the control information. Because the Burst/Idle Control Word contains the channel number field, it is impossible to distinguish the channel associated with the following data burst; therefore all open channels should be errored if a CRC failure is detected.

5.4.11.6 Flow Control Errors

Because of the high frequency of flow control information, the only pathology associated with missing a message is a delay in communicating the flow control status. If an error is detected, the receiver should behave conservatively and assume that all channels are in the XOFF state until the next calendar reset and subsequent error-free status messages.
5.4.11.7 Unknown Control Word Types

If the interface receives a Control Word that it cannot interpret (e.g., it doesn’t have either Control = ‘1’ or one of the defined Block Type values) or is in the wrong position, it should be considered an error. This could occur when the framing bits are corrupted to a ‘10’, if the interface loses word boundary alignment, or if the Block Type is corrupted. These control words should be discarded, and because they may be a Control Word that suffered an error, the conservative response is to error all open channels.

5.4.11.8 Bad 64B/67B Codewords

If the interface receives a 64B/67B codeword with one of the illegal framing patterns, it should discard it and error all open channels. This can only occur if either a data word or control word had their framing bits corrupted.

5.4.11.9 Diagnostic CRC32 Errors

The CRC32 is provided primarily as a diagnostic tool to allow errors to be traced to specific lanes and assist in quick fault detection. Additionally, an interface could use the identification of a CRC32 error as a real-time indication of link fault and remove that lane from service. The procedures necessary to achieve this are beyond the scope of this specification.

5.4.12 Lane Resiliency

Because the Interlaken protocol is independent of the number of lanes, resiliency may be provided by continuing operation in the presence of a failure on a single lane of a multi-lane implementation. The choice to continue operation in the presence of a single-lane failure is left as an optional feature, and is not required for compliance to the protocol. It is assumed that software intervention is required to reconfigure the interface to operate under these conditions. The Status Message feature of Appendix A may assist in providing this function.

5.5 Electrical Specifications

Interlaken is specified as a multi-lane full-duplex interface, using differential pairs connected to SerDes circuits on each end. Because the 8-byte block-coded words are striped across the individual lanes, there is no requirement on how many lanes to implement; the protocol scales from one to any number of lanes that are practical to allocate on a single IC. The protocol throughput scales with the rate used on each SerDes lane. It does not restrict which rate or electrical specification to use. The Interlaken Alliance has published interoperability guidelines which includes specific electrical and rate recommendations.

5.6 Recommended Statistics

The following interface statistics in Table 9 are defined as a recommendation only; it is not a requirement that they be implemented to claim compliance to this specification.

<table>
<thead>
<tr>
<th>Statistic</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RX_Packets</td>
<td>Number of packets received (per channel)</td>
</tr>
<tr>
<td>RX_Bytes</td>
<td>Number of bytes received (per channel)</td>
</tr>
<tr>
<td>TX_Packets</td>
<td>Number of packets transmitted (per channel)</td>
</tr>
<tr>
<td>TX_Bytes</td>
<td>Number of bytes transmitted (per channel)</td>
</tr>
</tbody>
</table>
5.7 Test Patterns

The Interlaken controller must support test pattern generation and reception. The specific test patterns are modeled on those defined in 802.3ae-2002. They consist of two types: a programmable pattern and a PRBS31/23/7 pattern generator and checker.

The programmable pattern generator must be capable of storing a set of patterns and repetition values. The patterns should be transmitted as: PatternA * RepetitionA times, followed by PatternB * RepetitionB times, and so forth. The Interlaken controller should support a minimum of two programmable patterns, with the pattern length defined by SerDes requirements, and a minimum 8-bit repetition register per pattern. A programmable pattern check may also optionally be provided, dependent the particular SerDes test requirements.

Examples of programmable patterns are:
- High-frequency: 1010_1010_1010_1010_...
- Low-frequency: 1111_1111_0000_0000_...
- Mixed-frequency: 1111_1111_0101_0101_0000_0000_1010_1010_...
- Complex: a mix of high-density transitions, low-density transitions, and phase jumps

The PRBS pattern generator polynomials supported are shown in Table 10:

<table>
<thead>
<tr>
<th>Statistic</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RX_Bad_Packets</td>
<td>Number of packets that are errored (i.e. bad CRC, FIFO overflow, ERR bit set, etc.; per channel)</td>
</tr>
<tr>
<td>RX_FIFO_Overflow</td>
<td>Number of packets dropped due to receive FIFO overflow (per channel)</td>
</tr>
<tr>
<td>RX_CRC_Error</td>
<td>Number of bursts with a detected CRC error</td>
</tr>
<tr>
<td>RX_FC_Error</td>
<td>Number of errors detected on the out-of-band flow control interface</td>
</tr>
<tr>
<td>RX_BurstMax_Error</td>
<td>Number of bursts received longer than the BurstMax parameter</td>
</tr>
<tr>
<td>RX_Alignment_Error</td>
<td>Number of alignment sequences received in error (i.e., those that violate the current alignment)</td>
</tr>
<tr>
<td>RX_Alignment_Failure</td>
<td>Number of times alignment was lost (after four consecutive RX_alignment_errors)</td>
</tr>
<tr>
<td>RX_Word_Sync_Error</td>
<td>Number of times a lane lost word boundary synchronization (per lane)</td>
</tr>
<tr>
<td>RX_CDR_Error</td>
<td>Number of times a lane lost clock-data-recovery (per lane)</td>
</tr>
<tr>
<td>RX_Lane_CRC_Error</td>
<td>Number of errors in the lane CRC (per lane)</td>
</tr>
<tr>
<td>RX_Bad_Control_Error</td>
<td>Number of words received with Control Word framing (‘x10’) that don’t match one of the defined Control Words</td>
</tr>
</tbody>
</table>

5.7 Test Patterns

The Interlaken controller must support test pattern generation and reception. The specific test patterns are modeled on those defined in 802.3ae-2002. They consist of two types: a programmable pattern and a PRBS31/23/7 pattern generator and checker.

The programmable pattern generator must be capable of storing a set of patterns and repetition values. The patterns should be transmitted as: PatternA * RepetitionA times, followed by PatternB * RepetitionB times, and so forth. The Interlaken controller should support a minimum of two programmable patterns, with the pattern length defined by SerDes requirements, and a minimum 8-bit repetition register per pattern. A programmable pattern check may also optionally be provided, dependent the particular SerDes test requirements.

Examples of programmable patterns are:

- High-frequency: 1010_1010_1010_1010_... 
- Low-frequency: 1111_1111_0000_0000_... 
- Mixed-frequency: 1111_1111_0101_0101_0000_0000_1010_1010_... 
- Complex: a mix of high-density transitions, low-density transitions, and phase jumps

The PRBS pattern generator polynomials supported are shown in Table 10:

<table>
<thead>
<tr>
<th>Name</th>
<th>Polynomial</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRBS31</td>
<td>$x^{31} + x^{28} + 1$</td>
</tr>
<tr>
<td>PRBS23</td>
<td>$x^{23} + x^{18} + 1$</td>
</tr>
<tr>
<td>PRBS7</td>
<td>$x^7 + x^8 + 1$</td>
</tr>
</tbody>
</table>

The test pattern circuitry should be modeled along the high-level architecture shown in Figure 24:
Figure 24  Test Pattern Architecture

Transmit Side

Lane 0 Serdes

PRBS31
PRBS23
PRBS7

From Core Logic

Programmable Patterns
Normal DataPath

Repeated for Each Serdes

Receive Side

Lane 0 Serdes

PRBS Checker
Programmable Pattern Checker
Normal DataPath

To Core Logic

Repeated for Each Serdes
5.8 Latency Considerations

The latency of flow control response must be estimated in order to size the receive logic buffers. The following parameters are offered as a guideline to assist making this estimation; the values are specific to each implementation.

For the purposes of this illustration, the following buffer abstractions are defined:

**Figure 25 Latency Illustration**

![Latency Illustration Diagram](image)

### Table 11 Latency Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Status Change Latency</td>
<td>tSCL</td>
<td>Latency to create new status message after detecting a change from the XON to the XOFF Regions, or vice-versa</td>
</tr>
<tr>
<td>Status Transmit Latency</td>
<td>tSTL</td>
<td>Latency to transmit the status information from receiver to transmitter</td>
</tr>
<tr>
<td>Transmitter Control Latency</td>
<td>tTCL</td>
<td>Latency of the transmitter to process the new status information</td>
</tr>
<tr>
<td>Transmitter Pipeline Latency</td>
<td>tTPL</td>
<td>Latency due to data already in the transmitter processing pipeline (transitioning XON -&gt; XOFF) or latency to push new data through the pipeline (transitioning XOFF -&gt; XON)</td>
</tr>
</tbody>
</table>

The turn-on and turn-off times are a function of these four steps:

1. The time for the receiver to detect a change between regions of the receiver buffer and generate new status
2. The time for the new status to be transmitted from the receiver to the transmitter
3. The time for the transmitter to process the new status and adjust its scheduling
4. The time to allow for data already in flight in the transmitter processing pipeline

The total flow control latency that must be considered is the sum of all these components:

\[ t_L = t_{SCL} + t_{STL} + t_{TCL} + t_{TPL} \]

The size of the receive buffer required is therefore a function of the data rate of the interface, the flow control bandwidth, the size of the internal pipeline structure, and this latency time.
5.9 Performance

The performance of an interface may be understood in terms of the percentage of the raw bandwidth that is available for carrying a traffic payload. For Interlaken, this performance is shown in Table 12 for common traffic types.

Table 12 Efficiency Analysis

<table>
<thead>
<tr>
<th>Lane Configuration</th>
<th>POS, 41-byte Frames</th>
<th>Ethernet, 65-byte Frames</th>
<th>Ethernet, 9601-byte Frames</th>
</tr>
</thead>
<tbody>
<tr>
<td>Efficiency Factor</td>
<td>69.8</td>
<td>77.5</td>
<td>92.3</td>
</tr>
</tbody>
</table>

where:

- Efficiency Factor = (Encoding Efficiency) * (Framing Efficiency) * (Alignment Efficiency) * (Meta Frame Efficiency) * 100%
- Encoding Efficiency: The 95.5% efficiency of using 64B/67B encoding
- Framing Efficiency: The impact of the 8-byte control word overhead as a percentage of the frame or cell size (256-byte BurstMax for this example)
- Alignment Efficiency: The impact of invalid characters inserted to pad the end of a frame to an 8-byte word boundary
- Meta Frame Efficiency: The 99.8% efficiency created by the Synchronization, Scrambler State, Diagnostic, and Skip Words (assuming a MetaFrameLength of 2K words, and not counting optional insertion of Idle Control Words for rate matching)
6.0 Bibliography


Appendix A  Status Messaging

Some applications may desire that the receive side of an Interlaken interface be able to signal to the transmitter that one or more of its receive links are inoperable. This may serve the purpose of increasing the Alignment frequency to speedup the process of re-acquiring alignment, assist in quickly enabling a failover to redundant links, or improving the speed of alternate failover mechanisms. For this purpose the Status Message is defined as an optional extension to the Interlaken protocol.

Bi-Directional Interfaces

For bi-directional implementations, the Status Message is carried in bits [33:32] of the Diagnostic Word. The format of the message consists of a Status Bit 1 representing the health of this lane, and Status Bit 0 representing the health of the entire interface. A ‘1’ is defined to mean a healthy condition, and a ‘0’ to indicate a problem. The message is formatted as shown in Figure 26:

Figure 26  Status Message Format
Uni-Directional Interfaces

For uni-directional environments, the out-of-band status channel is used to communicate the status. In this case a modification to the out-of-band signalling protocol is defined as illustrated in Figure 27:

Figure 27  Out-of-Band Status Message

To avoid allocating flow control bandwidth to a Status Message that normally does not indicate any problems, the message is defined to appear only when one of the lanes identifies a problem. To prevent errors on the FC_SYNC line from inadvertently indicating a Status Message, the FC_SYNC signal is held high for eight contiguous bits before transmitting the Status Message, as well as for the duration of the Status Message. The Status Message consists of a bit (SIF) to indicate the health of the interface as a whole, plus a single bit per lane of the interface, encoded as described above; the message is as long as the number of lanes in the interface, plus one, plus the 4-bit CRC. The CRC4 function that protects the out-of-band status also protects the Status Message, and it is sent immediately after the last Status Message bit. It is only calculated to cover the Status Message, and operates orthogonally to the out-of-band status CRC4.

The transmission sequence is as follows:

• After detecting the lane problem, the receiver waits until it has finished transmitting the current Flow Control calendar;
• Next it holds the FC_SYNC line high for eight bits, then transmits the Status Message;
• After transmitting the last bit of the Status Message, the FC_SYNC line is held high for the first bit of the new Flow Control calendar, then driven low for the second bit of the calendar, and the Flow Control calendar resumes normal transmission;
• After the Flow Control calendar is transmitted in full, the Status Message repeats.

The Status Message alternates with the Flow Control calendar until the fault condition that initiated the Status Message is resolved.
Appendix B  CRC and Scrambler Calculation Details

CRC:
Different bit ordering conventions are possible when implementing CRC functions. This appendix is included to eliminate any confusion regarding how each CRC is to be calculated.

The following format is used for the CRC4 used in the out-of-band flow control, the CRC24 used in the Burst/Idle Control Word, and the CRC32 used on each lane:

• Data is sent into the CRC24 function MSB first from each byte in the order of byte transmission
• The CRC is transmitted on the line with the same format as the data. The MSB of the MSByte (i.e. the \(x^4/x^24/x^32\) coefficient) is sent out first
• The CRC is generated as follows:
  — The polynomial is reset to all ones
  — The data stream is sent through the polynomial function
  — The polynomial is inverted and transmitted in the bit order defined above

To facilitate clarity, the following data burst and subsequent CRC24 are shown. This first eight words are the data payload, with the ninth word the control word. All values are in hexadecimal format, and bit order goes from left to right, with the leftmost character representing bits [63:60] of the word, and the rightmost character representing bits [3:0]. The CRC24 is the rightmost six characters in the ninth word, shown in bold below - 0x59E69D. The 64B/67B framing bits have been omitted.

Data:
520bb1047d585e00
c2b4b401bbaf0100
0000fcb0b3a8468e
1a0a01e1ba38a9df
00003677eeaa56dda
beb48d4d93a88a12
00001f9515f655dc
c3857a641b260c51

Control:
f10000000059e69d

Scrambler:
The following Verilog sample code is offered to illustrate the process of implementing and applying the scrambler function. Note that the initial value chosen here is arbitrary, but different values per lane are recommended.

module scrambler (clk, reset, lane_number, word_is_scrambler_state, word_is_synchronization, word_is_to_be_scrambled, data_in, Data);
input clk;
input reset;
input [3:0] lane_number;

input word_is_scrambler_state;
input word_is_synchronization;
input word_is_to_be_scrambled;

input [63:0] data_in;
output [63:0] Data;

reg [63:0] Data;
reg [57:0] Poly;
wire [63:0] next;

assign next[63] = Poly[57] ^ Poly[38];
assign next[62] = Poly[56] ^ Poly[37];
assign next[61] = Poly[55] ^ Poly[36];
assign next[60] = Poly[54] ^ Poly[35];
assign next[59] = Poly[53] ^ Poly[34];
assign next[58] = Poly[52] ^ Poly[33];
assign next[57] = Poly[51] ^ Poly[32];
assign next[56] = Poly[50] ^ Poly[31];
assign next[55] = Poly[49] ^ Poly[30];
assign next[54] = Poly[48] ^ Poly[29];
assign next[53] = Poly[47] ^ Poly[28];
assign next[52] = Poly[46] ^ Poly[27];
assign next[51] = Poly[45] ^ Poly[26];
assign next[50] = Poly[44] ^ Poly[25];
assign next[49] = Poly[43] ^ Poly[24];
assign next[48] = Poly[42] ^ Poly[23];
assign next[47] = Poly[41] ^ Poly[22];
assign next[46] = Poly[40] ^ Poly[21];
assign next[45] = Poly[39] ^ Poly[20];
assign next[44] = Poly[38] ^ Poly[19];
assign next[43] = Poly[37] ^ Poly[18];
assign next[42] = Poly[36] ^ Poly[17];
assign next[41] = Poly[35] ^ Poly[16];
assign next[40] = Poly[34] ^ Poly[15];
assign next[39] = Poly[33] ^ Poly[14];
assign next[38] = Poly[32] ^ Poly[13];
assign next[37] = Poly[31] ^ Poly[12];
assign next[35] = Poly[29] ^ Poly[10];
assign next[34] = Poly[28] ^ Poly[9];
assign next[33] = Poly[27] ^ Poly[8];
assign next[32] = Poly[26] ^ Poly[7];
assign next[31] = Poly[25] ^ Poly[6];
assign next[29] = Poly[23] ^ Poly[4];
assign next[28] = Poly[22] ^ Poly[3];
assign next[27] = Poly[21] ^ Poly[2];
assign next[26] = Poly[20] ^ Poly[1];
assign next[25] = Poly[19] ^ Poly[0];
assign next[23] = Poly[16] ^ Poly[15];
assign next[22] = Poly[14] ^ Poly[13];
assign next[5] = Poly[38] ^ Poly[19];
assign next[4] = Poly[37] ^ Poly[18];
assign next[1] = Poly[34] ^ Poly[15];
assign next[0] = Poly[33] ^ Poly[14];
always @(posedge clk) if(reset) begin
  Poly <= {{54{1'b1}}, lane_number[3:0]}; // reset each lane differently
  Data <= 64'b0;
end else if(word_is_to_be_scrambled) begin
  Poly <= next[57:0];
  Data <= data_in[63:0] ^ [Poly[57:0], next[63:58]];
end else if(word_is_synchronization) begin
  Data <= 64'h78f678f678f678f6;
end else if(word_is_scrambler_state) begin
  Data <= {6'b001010, Poly[57:0]};
end
endmodule
Appendix C: Interoperability Checklist

Interlaken defines a framework for many possible implementations. The following checklist is offered as a guideline for specifying relevant parameters to ensure that two independent implementations may interoperate.

Table 13: Interoperability Checklist

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Options</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Lanes</td>
<td>1 : no inherent limit</td>
<td></td>
</tr>
<tr>
<td>SerDes Rate</td>
<td>No inherent limit</td>
<td></td>
</tr>
<tr>
<td>Number of Channels</td>
<td>1 - 64K</td>
<td></td>
</tr>
<tr>
<td>Transmission Format</td>
<td>Segment-mode, Packet-mode, or both</td>
<td></td>
</tr>
<tr>
<td>Receive Format</td>
<td>Segment-mode, Packet-mode, or both</td>
<td></td>
</tr>
<tr>
<td>Upper Limit of BurstMax</td>
<td>64 : no limit</td>
<td></td>
</tr>
<tr>
<td>BurstShort Requirement</td>
<td>32: no limit</td>
<td></td>
</tr>
<tr>
<td>Scheduling Enhancement (Section 5.3.2.1.1)</td>
<td>Yes or No</td>
<td></td>
</tr>
<tr>
<td>If Scheduling Enhancement (Section 5.3.2.1.1)</td>
<td>Supported, Range of BurstMin 32: no limit</td>
<td></td>
</tr>
<tr>
<td>Flow Control Method</td>
<td>In-Band or Out-of-Band</td>
<td></td>
</tr>
<tr>
<td>If Packet-mode, Flow Control Interpretation</td>
<td>When XOFF, stop current packet mid-stream, or finish packet before stopping</td>
<td></td>
</tr>
<tr>
<td>If In-Band, re-use Multiple Use field</td>
<td>Yes or No</td>
<td></td>
</tr>
<tr>
<td>If Out-of-Band, pad technology</td>
<td>LVDS or LVCMOS</td>
<td></td>
</tr>
<tr>
<td>Channel Calendar</td>
<td>Mapping of channels to flow control status slots</td>
<td></td>
</tr>
<tr>
<td>Status Messaging</td>
<td>Yes or No</td>
<td></td>
</tr>
<tr>
<td>Rate Matching Required</td>
<td>Yes or No; if Yes, desired granularity</td>
<td></td>
</tr>
<tr>
<td>Meta Frame Length range</td>
<td>Upper and Lower Bound, in 8-byte Words</td>
<td></td>
</tr>
</tbody>
</table>
Contact Information

For Cortina:
Address: c/o Interlaken Inquiries,
Cortina Systems,
840 West California Avenue, Suite 100
Sunnyvale, California 94086
Phone: 408 - 481 - 2300
E-Mail: interlaken@cortina-systems.com
Web Site: http://www.cortina-systems.com

For Cisco:
Address: c/o Interlaken Inquiries,
Cisco Systems,
170 Tasman Drive
San Jose, California 95134
Phone: 408 - 526 - 4000
E-Mail: interlaken@external.cisco.com
Web Site: http://www.cisco.com

Proprietary Material
This document contains information proprietary to Cortina Systems Incorporated and Cisco Systems Incorporated. Any use or disclosure, in whole or in part, of this information to any third or unauthorized party, for any purposes other than that for which it is provided is expressly prohibited except as authorized by Cortina Systems or Cisco Systems in writing. This document is protected under American, Canadian, and foreign copyright legislation which provides civil and criminal penalties for copying or distribution without the authorization of Cortina Systems Incorporated or Cisco Systems Incorporated.

USE OF THIS SPECIFICATION IS SUBJECT TO THE LICENSE TERMS SET FORTH ON THE FOLLOWING PAGE.